Checkability of FPGA projects by power-dissipation
Abstract
The issue is devoted to development of a checkability of the circuits for digital components of instrumentation and control safety-related systems, which operate ob-jects of the increased risk, such as power grids and power plants, high-speed transport and aircraft. Importance of a checkability of the circuits for ensuring func-tional safety of systems and their components in the field of critical applications where the operating mode is divided into normal and an emergency is noted. In these conditions, there is a problem of the hidden faults which can be accumulated throughout the long normal mode and reduce fault tolerance of schemes in the most responsible emergency operation. The most studied logical form of a checkability of the digital circuits determines efficiency of on-line testing of the digital components. Need of further development of a checkability of the circuits out of limits of its logical form as it does not solve a problem of the common signals, such as signals of reset and synchronization signals is shown. The faults arising in chains of the common signals can remain hidden, by blocking schemes of on-line testing is able which demonstrates the correct functioning of on-line testing means. For the solution of this problem, development of a checkability of the digital components on the basis of the power-dissipation is offered. The formula for analytical assessment of a checkability of the circuits by the power-dissipation for FPGA projects is received. The experi-ments directed to studying of a checkability of the digital circuits by the power-dissipation for the iterative array multipliers implemented in FPGA projects with the help of a CAD of Quartus Prime 17.1 Lite Edition (Intel of FPGA) are made. By means of the PowerPlay Power Analyzer utility, values of the power-dissipation for all FPGA project and for its input/output system and also dynamic and static compo-nents of the power-dissipation in core are received. On these data obtained at vari-ous activity of the input signals, calculations of a checkability of the circuits for the power-dissipation of iterative array multipliers with various word size from 16 to 64 bits are executed.
References
Kharchenko, V. Green Computing and Communications in Critical Application Domains: Challenges and Solutions [Text] / V. Kharchenko, A. Gorbenko, V. Sklyar, C. Phillips // Digital Technologies: Proceedings of the 9th International Conference, Zhilina, Slovak Republic, 2013. – P. 191-197.
Brezhnev, E. Approach for formalization of influences in critical infrastructure [Text] / E. Brezhnev, V. Kharchenko // Critical Infrastructure Safety and Security (CrISSDESSERT ): proceedings of I Int. Workshop, Kirovograd (Ukraine), 10-11 May, 2011. – Kirovograd, 2011. – P. 216-226.
IEC 61508-1:2010. Functional safety of electrical / electronic / programmable electronic safety related systems – Part 1: General requirements. – Geneva: International Electrotechnical Commission, 2010.
EN 50126 / IEC 62278. Quick Guide to safety Management based on EN 50126 / IEC 62278 [Электронный ресурс] // Blogspot. – 2008. – Режим доступу: http://en50126.blogspot.com
IEC 61513:2001. Nuclear power plants – Instrumentation and control systems important to safety – General requirements for systems. – Geneva: International Electrotechnical Commission, 2001.
Drozd, A. Checkability of the digital components in safety-critical systems: problems and solutions [Text] / A. Drozd, V. Kharchenko, S. Antoshchuk, J. Sulima, M. Drozd // IEEE East-West Design & Test : Proceedings of the IEEE Symposium, Sevastopol, Ukraine, 2011. – P. 411–416.
Drozd, M. Safety-Related Instrumentation and Control Systems and a Problem of the Hidden Faults [Text] / M. Drozd, A. Drozd // Digital Technologies : Proceedings of the 10th International Conference, Zhilina, Slovak Republic, 2014. – P. 137-140.
Gillis, D. The apocalypses that might have been / D. Gillis [Электронный ресурс] // DAMN Interesting. – 2007. – N 298. – Режим доступу: http://www.popmech.ru/go.php?url=http%3A%2F%2Fwww.damninteresting.com%2F%3Fp%3D913
Drozd, A. Evolution of a Problem of the Hidden Faults in the Digital Components of Safety-Related Systems [Text] / A. Drozd, M. Kuznietsov, S. Antoshchuk, A. Martynyuk, M. Drozd, J. Sulima // East-West Design & Test : Proceedings of the 16th IEEE Symposium. – P. 1 – 5, 2018, DOI: 10.1109/EWDTS.2018.8524806
Kharchenko, V. S. FPGA-based NPP I&C Systems: Development and Safety Assessment [Text] / V. S. Kharchenko [et al.] : V. S. Kharchenko, V. V. Sklyar (edits). – Kharkiv. RPC Radiy, National Aerospace University “KhAI”, SSTC on Nuclear and Radiation Safety, 2008. – 188 p.
Kharchenko, V. S. Diversity-Scalable Decisions for FPGA-based Safety-Critical I&Cs: from Theory to Implementation [Text] / V. S. Kharchenko, A. A. Siora, E. S. Bakhmach // Sixth ANS International Topical Meeting on Nuclear Plant Instrumentation, Control, and Human-Machine Interface Technologies (NPI–HMIT 2009) April 5–9, 2009. – Knoxville, Tennessee, USA.
Intel Quartus Prime Standard Edition User Guide: Getting Started [Електронний ресурс] – Режим доступу: https://www.intel.com/content/ www/us/en/programmable/documentation/yoq1529444104707.html
Intel Quartus Prime Standard Edition User Guide: Power Analysis and Optimization [Електронний ресурс] – Режим доступу: https://www.intel.com/ content/www/us/en/programmable/documentation/xhv1529966780595.html
MAX 10 FPGA Device Architecture [Електронний ресурс] – Режим доступу: https://www.intel.com/content/www/us/en/programmable/documentation /sss1397439908414.html
Intel FPGA Integer Arithmetic IP Cores User Guide [Електронний ресурс] – Режим доступу: https://www.intel.com/content/www/us/en/program mable/documentation/sam1395330298052.html
ISSN 
